



**Universitas Negeri Surabaya  
Faculty of Engineering,  
Electrical Engineering Undergraduate Study Program**

Document  
Code

**SEMESTER LEARNING PLAN**

Courses	CODE	Course Family	Credit Weight			SEMESTER	Compilation Date
<b>SEMICONDUCTOR &amp; MICROELECTRONIC DEVICES</b>	2020103303	Study Program Elective Courses	T=0	P=0	ECTS=0	5	January 4, 2023
<b>AUTHORIZATION</b>	<b>SP Developer</b>		<b>Course Cluster Coordinator</b>			<b>Study Program Coordinator</b>	
	L. Endah Cahya Ningrum, S.Pd., M.Pd		Prof. Dr. Bambang Suprianto, M.T.			Dr. Lusia Rakhmawati, S.T., M.T.	

<b>Learning model</b>	<b>Project Based Learning</b>
-----------------------	-------------------------------

<b>Program Learning Outcomes (PLO)</b>	<b>PLO study program which is charged to the course</b>	
	<b>Program Objectives (PO)</b>	
	<b>PO - 1</b>	Students can explain about MOS transistors which consist of n-channel MOS and p-channel MOS types.
	<b>PO - 2</b>	Students are able to apply the digital integrated circuit design stages from schematics to designs ready to be sent to the foundry.
	<b>PO - 3</b>	Students are able to explore CMOS inverters as the most important circuit in digital circuit design.
	<b>PO - 4</b>	Students are able to explore CMOS inverters as the most important circuit in digital circuit design
	<b>PO - 5</b>	Students are able to carry out analysis of the fabrication process.
	<b>PO - 6</b>	Students are able to carry out analysis on the realization of combinational circuits with static complementary CMOS and transmission gates.
	<b>PO - 7</b>	Students are able to carry out analysis of architectural design techniques for the radix-4 multiplier booth architecture.
	<b>PO - 8</b>	Students are able to explore analog component design.
<b>PO - 9</b>	Students are able to plan, design and evaluate sequential circuit simulations.	

**PLO-PO Matrix**

	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>P.O</td></tr> <tr><td>PO-1</td></tr> <tr><td>PO-2</td></tr> <tr><td>PO-3</td></tr> <tr><td>PO-4</td></tr> <tr><td>PO-5</td></tr> <tr><td>PO-6</td></tr> <tr><td>PO-7</td></tr> <tr><td>PO-8</td></tr> <tr><td>PO-9</td></tr> </table>	P.O	PO-1	PO-2	PO-3	PO-4	PO-5	PO-6	PO-7	PO-8	PO-9
P.O											
PO-1											
PO-2											
PO-3											
PO-4											
PO-5											
PO-6											
PO-7											
PO-8											
PO-9											

**PO Matrix at the end of each learning stage (Sub-PO)**

--	--

		<table border="1"> <tr> <th rowspan="2">P.O</th> <th colspan="16">Week</th> </tr> <tr> <th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th> </tr> <tr> <td>PO-1</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr> <tr> <td>PO-2</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr> <tr> <td>PO-3</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr> <tr> <td>PO-4</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr> <tr> <td>PO-5</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr> <tr> <td>PO-6</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr> <tr> <td>PO-7</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr> <tr> <td>PO-8</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr> <tr> <td>PO-9</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td> </tr> </table>																P.O	Week																1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	PO-1																	PO-2																PO-3																PO-4																PO-5																PO-6																PO-7																PO-8																PO-9															
		P.O	Week																																																																																																																																																																																																
			1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16																																																																																																																																																																																	
		PO-1																																																																																																																																																																																																	
		PO-2																																																																																																																																																																																																	
		PO-3																																																																																																																																																																																																	
		PO-4																																																																																																																																																																																																	
		PO-5																																																																																																																																																																																																	
		PO-6																																																																																																																																																																																																	
		PO-7																																																																																																																																																																																																	
PO-8																																																																																																																																																																																																			
PO-9																																																																																																																																																																																																			

**Short Course Description** This course discusses semiconductor device theory and the basic concepts of integrated circuit design as well as how to analyze them using the project based learning method.

**References**

**Main :**

1. S.M. Sze.1985. Semiconductor Devices Physics and Technology . John Wiley & Sons.

**Supporters:**

1. R.L. Geiger, P.E. Allen, N.R. Strader. 1990. VLSI Design Technique for Analog and Digital Circuit . McGraw-Hill
2. Neil H. Waste, Kamran Eshragian. 1989. Principles of VLSI Design- A System Perspective . New York: Addison.
3. Douglas A. Pucknell, Kamran Eshragian. 1989. Basic VLSI Design, System and Circuits . New Delhi: Prentice Hall.

**Supporting lecturer** Prof. Dr. Bambang Suprianto, M.T.  
L. Endah Cahya Ningrum, S.Pd., M.Pd.

Week-	Final abilities of each learning stage (Sub-PO)	Evaluation		Help Learning, Learning methods, Student Assignments, [ Estimated time]		Learning materials [ References ]	Assessment Weight (%)
		Indicator	Criteria & Form	Offline ( offline )	Online ( online )		
(1)	(2)	(3)	(4)	(5)	(6)	(7)	(8)
1	Students can explain about MOS transistors which consist of n-channel MOS and p-channel MOS types.	1.Students can explain the characteristics of MOS transistors 2.Students can explain the structure of the MOS transistor 3.Students can explain the MOS transistor layout	<b>Criteria:</b> Analysis method (the process of giving grades based on analysis according to the answers provided based on the level of truth).  <b>Form of Assessment :</b> Participatory Activities, Tests	Through lectures, questions and answers and 100 minute assignments		<b>Material:</b> MOS Transistor <b>Library:</b> SM Sze.1985. Semiconductor Devices Physics and Technology. John Wiley & Sons.	4%
2	Students can explain about MOS transistors which consist of n-channel MOS and p-channel MOS types.	1.Students can explain about effective channel length. 2.Students can explain about latch up.	<b>Criteria:</b> Analysis method (the process of giving grades based on analysis according to the answers provided based on the level of truth).  <b>Form of Assessment :</b> Participatory Activities, Tests	Through discussion activities to increase activeness, determine the depth of students' knowledge and analytical skills, 100 minutes		<b>Material:</b> MOS Transistor <b>Library:</b> SM Sze.1985. Semiconductor Devices Physics and Technology. John Wiley & Sons.	3%

3	Students can explain about MOS transistors which consist of n-channel MOS and p-channel MOS types.	<ol style="list-style-type: none"> <li>1. Students explain about MOS parasitic capacitance</li> <li>2. Students explain about NMOS pass transistors</li> <li>3. Students explain about PMOS pass transistors</li> <li>4. Students explain about transmission gates</li> <li>5. Students explain about multiple contact</li> </ol>	<p><b>Criteria:</b> Analysis method (the process of giving grades based on analysis according to the answers provided based on the level of truth).</p> <p><b>Form of Assessment :</b> Participatory Activities, Tests</p>	Through discussion activities to increase activeness, determine the depth of knowledge and analytical abilities of students for 100 minutes		<p><b>Material:</b> MOS Transistor <b>Library:</b> <i>SM Sze.1985. Semiconductor Devices Physics and Technology. John Wiley &amp; Sons.</i></p>	3%
4	Students are able to apply the digital integrated circuit design stages from schematic to design ready to be sent to the foundry.	<ol style="list-style-type: none"> <li>1. Students are able to apply the design stages</li> <li>2. Students are able to apply the CMOS process layer color system</li> <li>3. Students are able to apply stick diagrams</li> </ol>	<p><b>Criteria:</b> Analysis method (the process of giving grades based on analysis according to the answers provided based on the level of truth).</p> <p><b>Form of Assessment :</b> Participatory Activities, Tests</p>	Through group activities to train the ability to coordinate the division of tasks, increase student initiative and cohesiveness 100 minutes		<p><b>Material:</b> Digital integrated circuit design stages <b>Reference:</b> <i>SM Sze.1985. Semiconductor Devices Physics and Technology. John Wiley &amp; Sons.</i></p>	3%
5	Students are able to explore CMOS inverters as the most important circuit in digital circuit design	<ol style="list-style-type: none"> <li>1. Students are able to carry out analysis of CMOS circuits</li> <li>2. Students are able to carry out analysis of the static characteristics of CMOS inverters</li> <li>3. Students explore CMOS inverter design</li> <li>4. Students explore switching characteristics and interconnection effects on CMOS inverters</li> <li>5. Students are able to carry out analysis about delays</li> <li>6. Students are able to carry out analyzes of power consumption</li> <li>7. Students explore CMOS layout</li> </ol>	<p><b>Criteria:</b> Analysis method (the process of giving grades based on analysis according to the answers provided based on the level of truth).</p> <p><b>Forms of Assessment :</b> Participatory Activities, Project Results Assessment / Product Assessment, Tests</p>	Using the discovery method with students carrying out knowledge exploration activities independently for 100 minutes		<p><b>Material:</b> CMOS Inverter <b>Reference:</b> <i>SM Sze.1985. Semiconductor Devices Physics and Technology. John Wiley &amp; Sons.</i></p>	3%

6	Students are able to explore CMOS inverters as the most important circuit in digital circuit design	<ol style="list-style-type: none"> <li>1.Students are able to carry out analysis about inter-digitization</li> <li>2.Students are able to carry out an analysis of the width of the transistor</li> <li>3.Students are able to carry out analysis of metal interconnections</li> <li>4.Students are able to carry out analysis of inverter delay</li> <li>5.Students are able to explore inverter design and simulation</li> <li>6.Students are able to explore chain inverters</li> </ol>	<p><b>Criteria:</b> Analysis method (the process of giving grades based on analysis according to the answers provided based on the level of truth).</p> <p><b>Forms of Assessment :</b> Participatory Activities, Project Results Assessment / Product Assessment, Tests</p>	Using the discovery method with students carrying out knowledge exploration activities independently for 100 minutes		<p><b>Material:</b> CMOS Inverter</p> <p><b>Reference:</b> <i>SM Sze.1985. Semiconductor Devices Physics and Technology. John Wiley &amp; Sons.</i></p>	3%
7	Students are able to carry out analysis of the fabrication process	<ol style="list-style-type: none"> <li>1.Students are able to carry out analysis of rule design</li> <li>2.Students are able to carry out analysis of design rules for transistors</li> </ol>	<p><b>Criteria:</b> Analysis method (the process of giving grades based on analysis according to the answers provided based on the level of truth).</p> <p><b>Forms of Assessment :</b> Participatory Activities, Project Results Assessment / Product Assessment, Tests</p>	Using the discovery method with students carrying out knowledge exploration activities independently for 100 minutes		<p><b>Material:</b> Fabrication process</p> <p><b>Reference:</b> <i>SM Sze.1985. Semiconductor Devices Physics and Technology. John Wiley &amp; Sons.</i></p>	3%
8	UTS	Students can plan, complete and evaluate the results of the projects they have created	<p><b>Criteria:</b></p> <ol style="list-style-type: none"> <li>1.Explain accurately and clearly</li> <li>2.Explain accurately and clearly; Presented comprehensively</li> <li>3.Explain accurately and clearly; Delivered comprehensively; Based on analysis</li> <li>4.Explain accurately and clearly; Delivered comprehensively; Based on analysis; Explained without bias</li> <li>5.Explain accurately and clearly; Delivered comprehensively; Based on analysis; Explained without bias; Information is conveyed with the support of facts</li> </ol> <p><b>Form of Assessment :</b> Participatory Activities, Project Results Assessment / Product Assessment</p>	By providing group project questions to be presented in class for 100 minutes		<p><b>Material:</b> MOS Transistor, Digital integrated circuit design stage, CMOS Inverter, Fabrication Process</p> <p><b>Library:</b> <i>SM Sze.1985. Semiconductor Devices Physics and Technology. John Wiley &amp; Sons.</i></p>	20%
9	Students are able to carry out analysis on the realization of combinational circuits with static complementary CMOS and transmission gates.	<ol style="list-style-type: none"> <li>1.Students are able to carry out analysis of static complementary CMOS</li> <li>2.Students are able to carry out an analysis of transmission gates.</li> </ol>	<p><b>Criteria:</b> Analysis method (the process of giving grades based on analysis according to the answers provided based on the level of truth).</p> <p><b>Forms of Assessment :</b> Participatory Activities, Project Results Assessment / Product Assessment, Tests</p>	Using the discovery method with students carrying out knowledge exploration activities independently for 100 minutes		<p><b>Material:</b> Realization of combinational circuits</p> <p><b>Reference:</b> <i>SM Sze.1985. Semiconductor Devices Physics and Technology. John Wiley &amp; Sons.</i></p>	3%

10	Students are able to carry out analysis of architectural design techniques for the radix-4 multiplier booth architecture	<ol style="list-style-type: none"> <li>1.Students are able to explore multiplier booths</li> <li>2.Students conduct an analysis of the performance of the multiplier booth</li> </ol>	<p><b>Criteria:</b> Analysis method (the process of giving grades based on analysis according to the answers provided based on the level of truth).</p> <p><b>Forms of Assessment :</b> Participatory Activities, Project Results Assessment / Product Assessment, Tests</p>	Using the discovery method with students carrying out knowledge exploration activities independently for 100 minutes		<p><b>Material:</b> Architecture of the radix-4 multiplier booth.</p> <p><b>Reference:</b> <i>SM Sze.1985. Semiconductor Devices Physics and Technology. John Wiley &amp; Sons.</i></p>	3%
11	Students are able to explore analog component design.	<ol style="list-style-type: none"> <li>1.Students are able to carry out analysis of resistor design</li> <li>2.Students are able to carry out analysis of capacitor design</li> </ol>	<p><b>Criteria:</b> Analysis method (the process of giving grades based on analysis according to the answers provided based on the level of truth).</p> <p><b>Forms of Assessment :</b> Participatory Activities, Project Results Assessment / Product Assessment, Tests</p>	Using the discovery method with students carrying out knowledge exploration activities independently for 100 minutes		<p><b>Material:</b> Analog component design</p> <p><b>Reference:</b> <i>SM Sze.1985. Semiconductor Devices Physics and Technology. John Wiley &amp; Sons.</i></p>	3%
12	Students are able to plan, design and evaluate sequential circuit simulations	<ol style="list-style-type: none"> <li>1.Students can plan sequential circuits</li> <li>2.Students can complete sequential circuit designs</li> <li>3.Students can carry out evaluations on sequential series</li> </ol>	<p><b>Criteria:</b> Analysis method (the process of assigning values based on the results of the sequential circuit design).</p> <p><b>Form of Assessment :</b> Participatory Activities, Project Results Assessment / Product Assessment</p>	Using the inquiry method, students can solve problems through theoretical studies carried out in groups for 100 minutes		<p><b>Material:</b> Sequential Series</p> <p><b>Bibliography:</b> <i>SM Sze.1985. Semiconductor Devices Physics and Technology. John Wiley &amp; Sons.</i></p>	5%
13	Students are able to plan, design and evaluate sequential circuit simulations	<ol style="list-style-type: none"> <li>1.Students can plan sequential circuits</li> <li>2.Students can complete sequential circuit designs</li> <li>3.Students can carry out evaluations on sequential series</li> </ol>	<p><b>Criteria:</b> Analysis method (the process of assigning values based on the results of the sequential circuit design).</p> <p><b>Form of Assessment :</b> Participatory Activities, Project Results Assessment / Product Assessment</p>	Using the inquiry method, students can solve problems through theoretical studies carried out in groups for 100 minutes		<p><b>Material:</b> Sequential Series</p> <p><b>Bibliography:</b> <i>SM Sze.1985. Semiconductor Devices Physics and Technology. John Wiley &amp; Sons.</i></p>	5%
14	Students are able to plan, design and evaluate sequential circuit simulations	<ol style="list-style-type: none"> <li>1.Students can plan sequential circuits</li> <li>2.Students can complete sequential circuit designs</li> <li>3.Students can carry out evaluations on sequential series</li> </ol>	<p><b>Criteria:</b> Analysis method (the process of assigning values based on the results of the sequential circuit design).</p> <p><b>Form of Assessment :</b> Participatory Activities, Project Results Assessment / Product Assessment</p>	Using the inquiry method, students can solve problems through theoretical studies carried out in groups for 100 minutes		<p><b>Material:</b> Sequential Series</p> <p><b>Bibliography:</b> <i>SM Sze.1985. Semiconductor Devices Physics and Technology. John Wiley &amp; Sons.</i></p>	5%
15	Students are able to plan, design and evaluate sequential circuit simulations	<ol style="list-style-type: none"> <li>1.Students can plan sequential circuits</li> <li>2.Students can complete sequential circuit designs</li> <li>3.Students can carry out evaluations on sequential series</li> </ol>	<p><b>Criteria:</b> Analysis method (the process of assigning values based on the results of the sequential circuit design).</p> <p><b>Form of Assessment :</b> Participatory Activities, Project Results Assessment / Product Assessment</p>	Using the inquiry method, students can solve problems through theoretical studies carried out in groups for 100 minutes		<p><b>Material:</b> Sequential Series</p> <p><b>Bibliography:</b> <i>SM Sze.1985. Semiconductor Devices Physics and Technology. John Wiley &amp; Sons.</i></p>	4%

16	UAS	Students can plan, complete and evaluate the results of the projects they have created	<p><b>Criteria:</b></p> <ol style="list-style-type: none"> <li>1.Explain accurately and clearly</li> <li>2.Explain accurately and clearly; Presented comprehensively</li> <li>3.Explain accurately and clearly; Delivered comprehensively; Based on analysis</li> <li>4.Explain accurately and clearly; Delivered comprehensively; Based on analysis; Explained without bias</li> <li>5.Explain accurately and clearly; Delivered comprehensively; Based on analysis; Explained without bias; Information is conveyed with the support of facts</li> </ol> <p><b>Form of Assessment :</b> Project Results Assessment / Product Assessment</p>	By providing group project questions to be presented in class for 100 minutes		<p><b>Material:</b> Realization of combinational circuits, Radix-4 booth multiplier architecture, Sequential circuits</p> <p><b>Reference:</b> <i>SM Sze.1985. Semiconductor Devices Physics and Technology. John Wiley &amp; Sons.</i></p>	30%
----	-----	--	---	---	--	---	-----

#### Evaluation Percentage Recap: Project Based Learning

No	Evaluation	Percentage
1.	Participatory Activities	32%
2.	Project Results Assessment / Product Assessment	55.5%
3.	Test	12.5%
		100%

#### Notes

1. **Learning Outcomes of Study Program Graduates (PLO - Study Program)** are the abilities possessed by each Study Program graduate which are the internalization of attitudes, mastery of knowledge and skills according to the level of their study program obtained through the learning process.
2. **The PLO imposed on courses** are several learning outcomes of study program graduates (CPL-Study Program) which are used for the formation/development of a course consisting of aspects of attitude, general skills, special skills and knowledge.
3. **Program Objectives (PO)** are abilities that are specifically described from the PLO assigned to a course, and are specific to the study material or learning materials for that course.
4. **Subject Sub-PO (Sub-PO)** is a capability that is specifically described from the PO that can be measured or observed and is the final ability that is planned at each learning stage, and is specific to the learning material of the course.
5. **Indicators for assessing** abilities in the process and student learning outcomes are specific and measurable statements that identify the abilities or performance of student learning outcomes accompanied by evidence.
6. **Assessment Criteria** are benchmarks used as a measure or measure of learning achievement in assessments based on predetermined indicators. Assessment criteria are guidelines for assessors so that assessments are consistent and unbiased. Criteria can be quantitative or qualitative.
7. **Forms of assessment:** test and non-test.
8. **Forms of learning:** Lecture, Response, Tutorial, Seminar or equivalent, Practicum, Studio Practice, Workshop Practice, Field Practice, Research, Community Service and/or other equivalent forms of learning.
9. **Learning Methods:** Small Group Discussion, Role-Play & Simulation, Discovery Learning, Self-Directed Learning, Cooperative Learning, Collaborative Learning, Contextual Learning, Project Based Learning, and other equivalent methods.
10. **Learning materials** are details or descriptions of study materials which can be presented in the form of several main points and sub-topics.
11. **The assessment weight** is the percentage of assessment of each sub-PO achievement whose size is proportional to the level of difficulty of achieving that sub-PO, and the total is 100%.
12. TM=Face to face, PT=Structured assignments, BM=Independent study.